

WHAT IS CLAIMED IS:

- 1 **1.** A circuit arrangement for detecting a received signal,
2 comprising:
3 a rectifier having an input adapted to have a received
4 signal applied thereto and having an output adapted to
5 provide a rectified signal;
6 a signal capacitor connected to said output of said
7 rectifier;
8 a signal evaluating circuit connected to said signal
9 capacitor; and
10 a discharge current sink that is connected to said
11 signal capacitor and that comprises a current mirror
12 circuit comprising plural transistors circuit-connected
13 with one another in a cascode arrangement.
- 1 **2.** The circuit arrangement according to claim 1, further
2 comprising a receiving antenna connected to said input of
3 said rectifier.
- 1 **3.** The circuit arrangement according to claim 1, wherein said
2 transistors are MOSFET transistors.
- 1 **4.** The circuit arrangement according to claim 1, wherein said
2 current mirror circuit includes a total of exactly five of
3 said transistors.

1 **5.** The circuit arrangement according to claim 4, wherein said
2 cascode arrangement of said five transistors includes a
3 discharge current path having two of said transistors
4 connected across said signal capacitor, a first reference
5 current path having two of said transistors, and a second
6 reference current path having one of said transistors.

1 **6.** The circuit arrangement according to claim 1, wherein said
2 current mirror circuit is a cascode current mirror circuit
3 having a wide-swing output.

1 **7.** The circuit arrangement according to claim 1, further
2 comprising a voltage limiter circuit connected to said
3 signal capacitor.

1 **8.** The circuit arrangement according to claim 7, wherein said
2 voltage limiter circuit comprises series-connected diodes
3 that are connected parallel to said signal capacitor.

1 **9.** The circuit arrangement according to claim 7, wherein said
2 voltage limiter circuit comprises a zener diode connected
3 parallel to said signal capacitor.

1 **10.** The circuit arrangement according to claim 7, wherein said
2 output of said rectifier includes two output poles, and
3 wherein said signal capacitor, said discharge current sink,
4 said voltage limiter circuit, and said signal evaluating

circuit are all connected parallel to each other between said two output poles of said rectifier.

11. The circuit arrangement according to claim 1, wherein said output of said rectifier includes two output poles, and wherein said signal capacitor, said discharge current sink and said signal evaluating circuit are all connected parallel to each other between said two output poles of said rectifier.

12. The circuit arrangement according to claim 1, wherein said discharge current sink exhibits a current-voltage characteristic having a linear range with decreasing current for increasing voltage.

13. The circuit arrangement according to claim 1, wherein said discharge current sink exhibits a current-voltage characteristic having a range in which a discharge current flowing through said discharge current sink is substantially independent of a signal voltage prevailing on said signal capacitor.

14. The circuit arrangement according to claim 1, integrated in a passive or semi-passive transponder.